Development of Cockcroft-Walton voltage multiplier for RF energy harvesting applications

E. M. Ali, N. Z. Yahaya *, N. Perumal, M. A. Zakariya4

Department of Electrical and Electronic Engineering, University Teknologi PETRONAS, Bandar Seri Iskandar, 31750 Tronoh, Perak, Malaysia

Abstract: The Cockcroft-Walton voltage multiplier circuit is designed from a series of rectifiers to obtain high DC voltage. In the presented model, the DC voltage, which is generated in the present stage, contributes to a higher value in the next stage. Every stage produces a higher DC output voltage. The proposed signaling scheme enables the use of the rectified DC voltage in a classical way along with the involvement of instantaneous RF input voltage. In this paper, a seven-stage Cockcroft-Walton voltage multiplier is used. The design was optimized via simulation based on Schottky diode HSMS 285C. It was enhanced utilizing Advanced Design System (ADS) 2009, while the prototype was fabricated on RT/ Duroid 5880 (RO5880) printed circuit board (PCB) substrate with dielectric constant and loss tangent of 2.2 and 0.0009 respectively. Experimentally, the output voltage is found to be 6.47 V harvested from the operating frequency of 900 MHz within board dimensions of (45x19x1.57) mm in addition to sufficient DC current level. Hence, this is suitable for battery charging applications.

Key words: Cockcroft- Walton; Voltage multiplier; RF harvester; GSM 900 MHz, Mobile charging

1. Introduction

The rectifier is a device which converts RF signal received through antenna into a suitable DC supply voltage. It includes charge pump, Villard voltage Doubler and Cockcroft-Walton voltage multiplier (Everhart and Lorrain, 1953). The voltage multiplier converts part of incoming power supply to DC. A DC voltage of twice the peak amplitude of the alternating current (AC) signal can be generated at the DC output terminal. Fig. 1 shows basic circuit of charge pumps constructed using two diodes and two capacitors (Patel and Dave, 2013).

![Fig. 1: Single stage of voltage multiplier](image1)

When a number of n-stage of these circuits are tied together in series and connected to the load as shown in Fig. 2, the output voltage gained given by this change in DC value will make the time constant longer.

\[
V_{out} = \frac{nV_0}{nR_L+R_0} \Rightarrow V_0 = \frac{V_o}{R_0+R_L/n} \quad (1)
\]

Where, \( V_0 \) is the open circuit voltage, \( R_0 \) is the internal resistance, \( R_L \) is the load resistance and \( n \) is the number of stages. Hence, the number of stages in the system has the greatest effect on the DC output voltage, as given in Eq. 1 (Hucheng, 2014) and (Harrist, 2004).

The design of voltage multiplier circuit has been presented in various literatures as listed in Table 1. This includes the recent projects in the development and application of voltage multiplier circuits. This work focuses on designing, testing and measuring a seven-stage Cockcroft-Walton voltage multiplier using harmonic balance method as a function of an AC to DC converter, which rectifies the input AC
signal and increases the DC voltage level at GSM 900 MHZ frequency band.

Table 1: Recent advances of projects on voltage multiplier

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Frequency</th>
<th>Number of stages</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>(Hart et al., 2005)</td>
<td>S band frequency</td>
<td>7 stages</td>
<td>The authors designed the charge pump using Schottky diode to light emitting diodes.</td>
</tr>
<tr>
<td>(Jabbar et al., 2010)</td>
<td>2.4 GHz</td>
<td>1 stage</td>
<td>Villard voltage multiplier is designed using technology of CMOS; efficiency of the circuit is 22.97% at 66μW input. The output voltage is 1.5 V.</td>
</tr>
<tr>
<td>(Arrawatia et al., 2010)</td>
<td>2.67 GHz</td>
<td>5 stages</td>
<td>Villard voltage multiplier is designed using technology of CMOS; output voltage of 1.04 V.</td>
</tr>
<tr>
<td>(Arrawatia et al., 2011)</td>
<td>900 MHZ</td>
<td>6 stages</td>
<td>A voltage of 2.78 V is measured at a distance of 10m from the cell tower.</td>
</tr>
<tr>
<td>(Hong et al., 2013)</td>
<td>2.48 GHz</td>
<td>7 stages</td>
<td>The harvested voltage is 2.3 V.</td>
</tr>
<tr>
<td>(Akter et al., 2014)</td>
<td>900 MHZ</td>
<td>5 stages</td>
<td>The output voltage of 2.5 V, output current of 25μA.</td>
</tr>
<tr>
<td>(Esraa et al., 2014)</td>
<td>900 MHZ</td>
<td>3 stages</td>
<td>A generator of 3-stage voltage multiplier is designed using balance harmonic method. Every stage is designed with/without the matching circuit. The value of the output voltage after adding the matching circuit is 6.35 V.</td>
</tr>
<tr>
<td>(Esraa et al., 2015)</td>
<td>900 MHZ</td>
<td>3 stages</td>
<td>Villard voltage doubler circuit is designed and simulated by Advanced Design System (ADS) software. This circuit is optimized and achieved by using Schottky diode pair HSMS-285B.</td>
</tr>
</tbody>
</table>

2. Methodology

The design of the voltage multiplier is illustrated by the block diagram in Fig. 3. It shows the process in designing a seven-stage Cockcroft-Walton voltage multiplier from literature findings to the actual in-lab scale implementation. Once a clear understanding on the existing technologies of subject matter is perceived, then a new proposed technique will be developed based on all advantages and limitations referred in literatures. Later, the work will be simulated to look for correct algorithm in introducing a new systematic way to produce a better RECTENNA design. Then, the hardware circuit is constructed to justify the analyses via experimentation.

3. Simulation setup

3.1. Design of Cockcroft-Walton voltage multiplier

The design has to carefully consider correct selection of components. All values are referred to specific calculations. As for the capacitors, they are inversely proportional to the frequency of the input signal. This means if the value of the input frequency is 900 MHZ, the value of the capacitors will be in range of pico Farads.

The Cockcroft-Walton multiplier circuit utilizes a Schottky diode HSMS 285c. Upon choosing this component, the output voltage across the load decreases during the negative half cycle of the AC input signal. The voltage is inversely proportional to the product of resistance and capacitance across the load. Without the load resistor in the circuit, the voltage would be held indefinitely in the capacitor and look like a DC signal, assuming it is an ideal component. The capacitors are then charged to the peak value of the input RF signal and discharged to the series resistance ($R_s$) of the diode.

Thus, the output voltage across the capacitor in the first stage of multiplier is approximately twice that of the input signal. As the signal swings from one stage to another, there is an additive resistance in the discharge path of the diode and increase of capacitance due to the stage capacitors (Akter et al., 2014).

In the design of multiplier circuit, it is very essential to calculate the voltage regulation and percentage ripple (Devi et al., 2012). Based on Eq. 2, the output voltage is measured based on the number of cascaded multiplier which indeed will raise the output voltage level.

![Block diagram of the methodology](image-url)
\[ V_{\text{out}} = (2 \times N \times V_{\text{max}}) - \Delta V - \delta V \]  
(2)

Where, \( V_{\text{out}} \) = output voltage of \( N \) stage voltage multiplier, \( N = \) no. of stages (it is number of capacitor divided by 2), \( V_{\text{max}} \) = maximum or peak input voltage, \( \Delta V \) = resultant drop across the capacitors and \( \delta V \) = ripples voltage (peak to peak).

When the load is connected, the resultant voltage will drop across capacitors. This will influence the effective current generation and also voltage ripple. The voltage load fluctuation is given in Eq. 3.

\[ \Delta V = \left( \frac{1}{6} \times \frac{1}{N^2} \times \left( \frac{2}{3} \times n^3 + \frac{2}{3} \times n^2 - \frac{n}{6} \right) \right) \]  
(3)

The ripple voltage \( \delta V \) (peak to peak) can be calculated using Eq. 4 with its respective regulation and percentage are given in Eq. 5 and Eq. 6 respectively.

\[ \delta V = \left( \frac{1 \times n \times (n+1)}{4 \times f \times c} \right) \]  
(4)

Regulation of Voltage= \( \Delta V/2V_{\text{max}} \)  
(5)

Percentage Ripple = \( \delta V/2V_{\text{max}} \)  
(6)

When load is not connected, \( \delta V \) and \( \Delta V \) both are zero thus the above equation is reduced to Eq. (7).

\[ V_{\text{out}} = 2 \times N \times V_{\text{max}} \]  
(7)

3.2. Simulation of Cockcroft-Walton voltage multiplier

The ADS simulator 2009 is used to simulate the seven-stage Cockcroft-Walton voltage multiplier as shown in Fig. 4. It contains a combination of capacitors and diodes which were carefully configured and selected in the design. The AC signal is first fed into the input side where it will channel into the cascaded block of multiplier stage. In each stage, the voltage will be converted into DC and this gradually increases the value up to higher level as long as load current does not reach zero. Due to this fact, the inability to get required load current, having an increase in voltage, will hamper the potential in getting the correct signals to charge the mobile application.

Fig. 5 shows the results of simulation of the seven-stage voltage multiplier circuit without a matching circuit. The m3 line illustrates the AC input signal and m4 line illustrates the DC output captured at the output-end of rectifier. It shows that the input voltage is 1.060 V (first stage) with the output voltage of 4.525 V (seventh stage). However, this output voltage does not yet achieve required value at 5 V minimum for the charging potential. Therefore, the design has to include matching circuit to ensure an increase level in output voltage.

Interestingly, Fig. 6 shows the simulation results of the voltage multiplier after adding the matching circuit. The m3 line illustrates the AC input signal and m4 line illustrates the DC output captured at the output-end of rectifier. It shows that the input voltage is 1.060 V (first stage) with the output voltage of 4.525 V (seventh stage). However, this output voltage does not yet achieve required value at 5 V minimum for the charging potential. Therefore, the design has to include matching circuit to ensure an increase level in output voltage.

This case, the current amplifier circuit is adopted in the design as shown in Fig. 7. Even though the DC current is low, for example 25 mA at 5 V, the battery will need a longer time to charge to its maximum level compared to 1 A, which indeed not a good sign of achievement.

![Fig. 4: Seven-stage voltage multiplier](image)

![Fig. 5: Simulation result of seven-stage voltage multiplier circuit before adding matching circuit](image)

![Fig. 6: Simulation result of seven-stage voltage multiplier circuit after adding matching circuit](image)
increment of DC current level, $C_{17}$, $R_3$, and $R_4$ are recalculated and adjusted. Therefore, the DC voltage level will be managed effectively to a required level close to 5 V.

Fig. 7: Current amplifier circuit design

Fig. 8 and Fig. 9 show the simulation results for both current and voltage measured upon combining Cockcroft Walton multiplier voltage circuit with amplifier current circuit. It can be seen that the output current has increased from 0.25 mA into 565 mA, which is now good enough to charge the battery of mobile phone and furthermore the time taken to charge increases by more than 97% from the initial 13 mA. However, the respective DC voltage load has dropped slightly from 5.866 V to 5.081 V. Here the measured values are acceptable to represent charging voltage level based on the applicable physical battery unit used by the phone.

Fig. 8: Simulated output current of regulated Cockcroft-Walton voltage multiplier

Fig. 9: Simulated output voltage of regulated Cockcroft-Walton voltage multiplier

3.3. Prototyping of Cockcroft-Walton voltage multiplier

The prototyping of the rectifier starts with the conversion from ADS file to Eagle, the PCB schematic block. Here the dimension of the rectifier is limited to only 45 mm by 18 mm.

Fig. 10: Seven stages rectifier simulated using PCB Eagle software

Fig. 10 clearly shows the orientation of component footprints in the PCB fabrication stage. The SMA connector is labelled as X1. The rest of the components are being arranged carefully in accordance to the design rule check (DRC) governed by the software. The actual physical fabricated unit of the rectifier is illustrated in Fig. 11. It is fabricated on RT/Duroid 5889 (RO5880) substrate with dielectric constant and loss tangent of 2.2 and 0.0009 respectively.

Fig. 11: Prototype of seven stages Cockcroft Walton voltage multiplier

4. Results and discussion
Fig. 12 shows the measurement setup to test and measure the design using RF generator, Cockcroft-Walton voltage multiplier circuit and multi meter. The RF generator delivers the RF signal to the rectifier at 900 MHz which is connected using coaxial cable. The multi meter is attached to the terminals of the rectifier to test the output voltage. From the results, it is surprising to see that output voltage is 6.47 V which is slightly higher than the expected 5 V or even in simulation, 5.886 V. This is due to the matching circuit which may require some adjustments to achieve the required potential. As for the current, it still manages to cap at around 550 mA.

**Fig. 12: Test and measurement of seven-stage Cockcroft-Walton voltage multiplier**

### 5. Conclusion

In this paper, a seven-stage Cockcroft-Walton voltage multiplier is designed at 900 MHz. It is simulated using Advanced Design System (ADS 2009). The design is fabricated using Roger 5880 board of 2.2 dielectric constant and 1.6 mm thickness giving an output voltage of 6.47 V. Even though the measured result is higher than simulated, this can be further adjusted to achieve 5 V as required for the battery charging module. From the work, it can be concluded that the newly designed rectifier is able to convert the captured RF power into DC load voltage with better results.

### Acknowledgement

Authors are gratefully acknowledging the Ministry of Higher Education (MOHE) of Malaysia for financial support in completing the work using Fundamental Research Grant Scheme (FRGS). Thanks to all other personnel especially Mr. ADZ and Mr Azwan, lab technologist, by sharing their efforts in the testing and measurement skills. Lastly, to Dr. Shahid Iqbal from Universiti Sains Malaysia for his assistance in giving beneficial ideas towards formulation in the design.

### References


M. Arrawatia, M. S. Baghini and G. Kumar, (2010), "RF energy harvesting system at 2.67 and 5.8 GHz". Proceedings of Asia Pacific Microwave Conference, 900–903.


